

# IMEC/AMAT produce first crack-free MOCVD nitride DH-structures on 200mm Si

IMEC and Applied Materials reduce wafer bowing to under 20 $\mu$ m for AlGaN double heterostructures compatible with CMOS processing.

**I**MEC and Applied Materials researchers say that they have shown for the first time that it is feasible to grow crack-free aluminum gallium nitride (AlGaN) double heterostructures (DH) with thick AlGaN buffer layers on 200mm silicon (Si) substrates using metal-organic chemical vapor deposition (MOCVD) [Kai Cheng et al, Appl. Phys. Express, vol5, p011002, 2012]. Such DH structures are aimed at producing field-effect transistors (DHFET) with high breakdown voltage for




Figure 1. Buffer breakdown voltage versus total layer thickness. The comparison with the paper's ref. [21] is with previous IMEC/Katholieke Universiteit Leuven work published in 2009.

Table 1. Overview of characterization results of Sample Series A and B.

Sample	$\text{Al}_{0.5}\text{Ga}_{0.5}\text{N}/\text{Al}_{0.75}\text{Ga}_{0.25}\text{N}$ thickness (nm)	$\text{Al}_{0.25}\text{Ga}_{0.75}\text{N}$ thickness (nm)	Wafer bow ( $\mu\text{m}$ )	$\text{Al}_{0.25}\text{Ga}_{0.75}\text{N}$ (002)	$\text{Al}_{0.25}\text{Ga}_{0.75}\text{N}$ (102)
A1	200/200	970	67	777	1029
A2	200/200	1260	73	700	934
A3	200/200	1590	59	653	843
A4	200/200	1870	38	645	840
B1	400/400	1900	13	539	1020
B2	600/600	3170	130.1	499	914

next-generation power switching devices.

In creating DH wafers, the researchers were particularly keen to reduce wafer-bowing effects to less than 50 $\mu$ m, since that is the limit set by equipment designed for mainstream silicon complementary metal-oxide-semiconductor (CMOS) integrated circuit mass production.

Double heterostructures of Al<sub>0.35</sub>Ga<sub>0.65</sub>N/GaN/Al<sub>0.25</sub>Ga<sub>0.75</sub>N were grown on 200mm Si(111) wafers using an Applied Materials shower-head reactor. A 220nm AlN nucleation layer was grown first, followed by two intermediate layers of Al<sub>0.75</sub>Ga<sub>0.25</sub>N and Al<sub>0.5</sub>Ga<sub>0.5</sub>N, before the thick buffer of Al<sub>0.25</sub>Ga<sub>0.75</sub>N. The purpose of the intermediate layers was to counter-balance thermal tensile stress in the nitride layers imposed by the silicon substrates.

Previous work with only a single intermediate layer of Al<sub>0.45</sub>Ga<sub>0.55</sub>N had a radius of curvature of wafer bowing out to 40 meters, but this needed to be extended further to beyond 100 meters to meet the 50 $\mu$ m specification. With GaN buffer layers, it had been found that a single Al<sub>0.5</sub>Ga<sub>0.5</sub>N layer allowed 2.3 $\mu$ m-thick GaN wafers to be produced with less than 20 $\mu$ m wafer bowing.

The new work introduces a second stress management layer of Al<sub>0.75</sub>Ga<sub>0.25</sub>N to allow growth of thick (more than 1 $\mu$ m) Al<sub>0.25</sub>Ga<sub>0.75</sub>N, as needed to achieve high breakdown voltage in the DHFET. A series of experiments was carried out (Table 1) to optimize the buffer growth thickness, material quality and wafer bowing.

With 200nm-thick intermediate layers (samples A1–4), the material quality indicated by x-ray diffraction rocking curves (sample A4) is comparable with previous results on smaller 4-inch diameter silicon wafers and the best values in the literature. Samples B with thicker intermediate layers were tested with thicker buffer layers, as needed for high breakdown voltage (Figure 1). While sample B2 had the highest breakdown voltage at 1380V, it also has a large concave bowing parameter. Positive bow indicates convex surfaces.

The DHFET material was also tested for mobility and carrier concentration of the two-dimensional electron gas (2DEG) of the channel, using van der Pauw

In situ passivation	SiN	1nm
Barrier	Al <sub>0.35</sub> Ga <sub>0.65</sub> N	10nm
Channel	GaN	150nm
Buffer	Al <sub>0.25</sub> Ga <sub>0.75</sub> N	1.87 $\mu$ m
Intermediate	Al <sub>0.5</sub> Ga <sub>0.5</sub> N	400nm
Intermediate	Al <sub>0.75</sub> Ga <sub>0.25</sub> N	400nm
Nucleation	AlN	220nm
Substrate	Si (111)	

**Figure 2. DHFET structure.**

Hall measurements. The average electron mobility was  $\sim 1766\text{cm}^2/\text{V}\cdot\text{s}$  and the carrier concentration  $1.16 \times 10^{13}/\text{cm}^2$ . These values result in a low sheet resistance of 306 $\Omega/\text{sq}$ . "These values even outperform the ones obtained on 150mm silicon substrates," the researchers write.

DHFETs (Figure 2) were produced based on buffers grown as for sample B1, which has a breakdown voltage above 950V. After the buffer, a 150nm GaN channel and a 10nm Al<sub>0.35</sub>Ga<sub>0.65</sub>N barrier were grown. Finally, a Si<sub>3</sub>N<sub>4</sub> layer was grown to stabilize and passivate the Al<sub>0.35</sub>Ga<sub>0.65</sub>N surface. Processed devices delivered currents up to 0.65A/mm. "More detailed device results will be published elsewhere," the team promises.

The paper concludes: "GaN-based power devices grown on 200mm Si substrates show great potential for integrating GaN processing on a standard silicon technology platform." ■

<http://apex.jsap.jp/link?APEX/5/011002>

[www.appliedmaterials.com](http://www.appliedmaterials.com)

Author: Mike Cooke

**REGISTER**  
for *Semiconductor Today*  
free at

[www.semiconductor-today.com](http://www.semiconductor-today.com)