

Increasing performance with III-V transistors on silicon

Researchers in Japan use new source/drain technology to boost extremely-thin-body-on-insulator channels.

A first demonstration of a new metal source/drain technology for extremely thin body (ETB) indium gallium arsenide (InGaAs) transistor channels on insulator (OI) with silicon substrates has been reported by University of Tokyo, National Institute of Advanced Industrial Science and Technology and Sumitomo Chemical Co Ltd [SangHyeon Kim et al, Appl. Phys. Express, vol4, p114201, 2011].

ETB-OI devices with channel mobilities as high as $1700\text{cm}^2/\text{V}\cdot\text{s}$ were produced, despite the channel being only 10nm thick. Although the mobility was much reduced in 5nm-thick channel devices, other parameters improved, such as the on/off current ratio increasing to 10^5 and the subthreshold swing being reduced to 120mV/dec.

These achievements were due to the use of a new self-aligned source-drain technology involving nickel-indium gallium arsenide alloys reported by the same research collaboration earlier this year [see www.semiconductor-today.com/news_items/2011/FEB/NAIST_040211.htm or Semiconductor Today, p104, February 2011].

The technology avoids the damage of traditional ion implant doping and allows the use of light doping of the channel. High doping and ion damage increase resistance, reducing transistor performance.

The researchers produced the new devices (Figure 1) using direct wafer bonding (DWB) techniques. The p-type layers of $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ (5nm) or $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ (10nm) were grown on 2-inch indium phosphide (100) substrates using metal-organic chemical vapor deposition (MOCVD). The acceptor concentration was $\sim 10^{16}/\text{cm}^2$.

The InP substrate had sacrificial layers of $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ and InP before the channel, for use in a subsequent series of wet etch processes involving hydrochloric acid and a mix of phosphoric acid and hydrogen peroxide. The wet etches were performed after bonding to the silicon substrate (n^+ , (100)). Wet etch was chosen so that the ETB $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ or $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ channel layer was smooth and uniform with a root mean square surface roughness $\sim 0.55\text{nm}$.

The bonding was achieved by first passivating with ammonium sulfide ($(\text{NH}_4)_2\text{S}$) solution and applying aluminum oxide (Al_2O_3) insulator with atomic layer deposition (ALD) at 200°C on the InGaAs and Si surfaces. The bond was carried out in air after a 330°C pre-bond anneal.

The gate dielectric consisted of 10nm of Al_2O_3 deposited by ALD. The gate electrode metal was tantalum (Ta). The source/drain electrodes were produced with Ni-InGaAs alloy: first, nickel was deposited on the S/D regions and annealed at 250°C for a minute to




Figure 1. Fabrication of (a) III-V-OI on Si substrate by DWB and (b) InGaAs-OI MOSFETs with metal S/D structure using Ni-InGaAs alloy.

make the alloy with InGaAs; then, unreacted nickel was removed using hydrochloric acid for three minutes. Finally, aluminum electrode pads were deposited and the devices were isolated by etching a 10 μ m gap.

In_{0.7}Ga_{0.3}As 10nm-thick channel devices with 5 μ m gate length and 150 μ m width had transfer characteristics that are described as 'good' by the researchers, although the subthreshold swing of 347mV/dec is "quite high".

In fact, one would want to see a much lower value for this parameter: a number of groups have achieved 120mV/dec and better with III-V devices, and one would even then want to get closer to the 60mV/dec theoretical limit for planar devices. Traditional silicon CMOS can reach below 100mV/dec.

The researchers explain their high swing value as arising possibly from a large off-leakage current due to the InGaAs layer remaining between the active region of the MOSFET and the isolation mesa edge.

The drain current saturation and pinch-off characteristics are good (i.e. flat). There is a shift in threshold between a drain bias of 50mV and 1V, indicating the effect of drain induced barrier lowering, due to either large source/drain parasitic resistance and/or the large off-state leakage current.

The parasitic S/D resistance of 38.2k Ω - μ m also gives a low on-current, with an on-resistance of 45k Ω - μ m ((1V)/(22 μ A/ μ m)). This high resistance is attributed to the thinness of Ni-InGaAs alloy layers and the long distance from the channel to electrode pad metal contacts.

New devices with lightly doped In_{0.7}Ga_{0.3}As and In_{0.53}Ga_{0.47}As 10nm channels were compared with previous heavily doped 9nm In_{0.53}Ga_{0.47}As channel devices. The previous devices were produced by the same collaboration and reported last year.

Lead researcher SangHyeon Kim comments: "Our previous work used an n-type channel because there was a difficulty in the formation of S/D (ion implantation etc) with the ETB-OI structure. Therefore, we then fabricated InGaAs-OI with highly n-type doped channel (fabricated using in-situ doping during epitaxial growth). Its operation was similar to that of depletion type MOSFETs (junctionless transistor). However, this type of device has a lot of dopant in the channel, causing reduced mobility.

"In our new work, we have introduced (could introduce) a lightly doped p-type channel using the novel S/D formation method (metal S/D). This new device is an inversion-type MOSFET that operates in a similar way to silicon CMOS transistors. Despite the different depletion- and inversion-modes of operation, both devices use electrons as channel carrier in the on-state."

The reduction in doping from an donor concentration (N_D) of 10¹⁹/cm³ to an acceptor concentration (N_A) of




Figure 2. Mobility of heavily doped ($N_D \sim 10^{19}/\text{cm}^3$) 9nm-thick In_{0.53}Ga_{0.47}As-OI channel and lightly doped ($N_A \sim 10^{16}/\text{cm}^3$) 10nm-thick In_xGa_{1-x}As-OI MOSFETs ($x \sim 0.53$ and 0.7).

10¹⁶/cm³ gave an enhancement in mobility of up to 1.9x with an inversion carrier density 10¹²/cm² (Figure 2). This improvement is attributed to reduced carrier scattering from ionized acceptors.

For the In_{0.7}Ga_{0.3}As device, mobility was 1700cm²/V-s at this inversion carrier density. All the InGaAs devices had higher mobility than Si-based devices over the inversion carrier density range 10¹²-10¹³/cm².

The researchers also produced devices with 5nm-thick In_{0.7}Ga_{0.3}As channels. At drain bias 1V, the on-off current ratio was 10⁵ and the subthreshold swing was reduced to 120mV/dec. The off current was as small as 5pA/ μ m.

The 5 orders of magnitude improvement in off current is ascribed to the likely increase in effective band gap due to stronger quantization and/or effective reduction in possible leakage passing through the InGaAs layer that remains between the active region of the MOSFET and the isolation mesa edge due to such a low body thickness.

Unfortunately, the on-current is also reduced with the thinner channel. This is attributed to mobility degradation and increased series resistance. The series resistance of the 5nm channel was 442.6k Ω - μ m, compared with the 38.2k Ω - μ m of the 10nm channel. The mobility was also reduced to less than 100cm²/V-s for the range 10¹²-10¹³/cm² of inversion carrier density.

The researchers point to recent reports on the effects of surface roughness and dielectric deposition on device performance. Roughness reduction and process optimization can therefore be expected to deliver better performance in the future. ■

<http://apex.jsap.jp/link?APEX/4/114201>

Author: Mike Cooke